<?xml version='1.0' encoding='UTF-8'?>
<?xml-stylesheet href="/static/style.xsl" type="text/xsl"?>
<rss xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/" version="2.0">
  <channel>
    <title>Most recent entries from all</title>
    <link>https://cve.radiocsirt.org</link>
    <description>Contains only the most 10 recent entries.</description>
    <docs>http://www.rssboard.org/rss-specification</docs>
    <generator>python-feedgen</generator>
    <language>en</language>
    <lastBuildDate>Fri, 02 Oct 2026 10:11:03 +0000</lastBuildDate>
    <item>
      <title>CVE-2025-0647</title>
      <link>https://cve.radiocsirt.org/vuln/cve-2025-0647</link>
      <description>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Arm Neoverse-N2, Arm Neoverse-V3AE, Arm Neoverse-V3, Arm Neoverse-V2, Arm Cortex-X925, Arm Cortex-X4, Arm Cortex-X3, Arm Cortex-X2, Arm Cortex-A710, Arm C1-Premium and 1 more&lt;/p&gt;
&lt;p&gt;In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have been invalidated by the TLBI.&lt;/p&gt;</description>
      <content:encoded>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Arm Neoverse-N2, Arm Neoverse-V3AE, Arm Neoverse-V3, Arm Neoverse-V2, Arm Cortex-X925, Arm Cortex-X4, Arm Cortex-X3, Arm Cortex-X2, Arm Cortex-A710, Arm C1-Premium and 1 more&lt;/p&gt;
&lt;p&gt;In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have been invalidated by the TLBI.&lt;/p&gt;</content:encoded>
      <guid isPermaLink="false">https://cve.radiocsirt.org/vuln/cve-2025-0647</guid>
    </item>
  </channel>
</rss>
