<?xml version='1.0' encoding='UTF-8'?>
<?xml-stylesheet href="/static/style.xsl" type="text/xsl"?>
<rss xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/" version="2.0">
  <channel>
    <title>Most recent entries from all</title>
    <link>https://cve.radiocsirt.org</link>
    <description>Contains only the most 10 recent entries.</description>
    <docs>http://www.rssboard.org/rss-specification</docs>
    <generator>python-feedgen</generator>
    <language>en</language>
    <lastBuildDate>Sat, 10 Oct 2026 14:05:40 +0000</lastBuildDate>
    <item>
      <title>CVE-2025-40058 — iommu/vt-d: Disallow dirty tracking if incoherent page walk</title>
      <link>https://cve.radiocsirt.org/vuln/cve-2025-40058</link>
      <description>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Linux&lt;/p&gt;
&lt;p&gt;In the Linux kernel, the following vulnerability has been resolved:&lt;/p&gt;
&lt;p&gt;iommu/vt-d: Disallow dirty tracking if incoherent page walk&lt;/p&gt;
&lt;p&gt;Dirty page tracking relies on the IOMMU atomically updating the dirty bit
in the paging-structure entry. For this operation to succeed, the paging-
structure memory must be coherent between the IOMMU and the CPU. In
another word, if the iommu page walk is incoherent, dirty page tracking
doesn&amp;#39;t work.&lt;/p&gt;
&lt;p&gt;The Intel VT-d specification, Section 3.10 &amp;#34;Snoop Behavior&amp;#34; states:&lt;/p&gt;
&lt;p&gt;&amp;#34;Remapping hardware encountering the need to atomically update A/EA/D bits
 in a paging-structure entry that is not snooped will result in a non-
 recoverable fault.&amp;#34;&lt;/p&gt;
&lt;p&gt;To prevent an IOMMU from being incorrectly configured for dirty page
tracking when it is operating in an incoherent mode, mark SSADS as
supported only when both ecap_slads and ecap_smpwc are supported.&lt;/p&gt;</description>
      <content:encoded>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Linux&lt;/p&gt;
&lt;p&gt;In the Linux kernel, the following vulnerability has been resolved:&lt;/p&gt;
&lt;p&gt;iommu/vt-d: Disallow dirty tracking if incoherent page walk&lt;/p&gt;
&lt;p&gt;Dirty page tracking relies on the IOMMU atomically updating the dirty bit
in the paging-structure entry. For this operation to succeed, the paging-
structure memory must be coherent between the IOMMU and the CPU. In
another word, if the iommu page walk is incoherent, dirty page tracking
doesn&amp;#39;t work.&lt;/p&gt;
&lt;p&gt;The Intel VT-d specification, Section 3.10 &amp;#34;Snoop Behavior&amp;#34; states:&lt;/p&gt;
&lt;p&gt;&amp;#34;Remapping hardware encountering the need to atomically update A/EA/D bits
 in a paging-structure entry that is not snooped will result in a non-
 recoverable fault.&amp;#34;&lt;/p&gt;
&lt;p&gt;To prevent an IOMMU from being incorrectly configured for dirty page
tracking when it is operating in an incoherent mode, mark SSADS as
supported only when both ecap_slads and ecap_smpwc are supported.&lt;/p&gt;</content:encoded>
      <guid isPermaLink="false">https://cve.radiocsirt.org/vuln/cve-2025-40058</guid>
    </item>
  </channel>
</rss>
