<?xml version='1.0' encoding='UTF-8'?>
<?xml-stylesheet href="/static/style.xsl" type="text/xsl"?>
<rss xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/" version="2.0">
  <channel>
    <title>Most recent entries from all</title>
    <link>https://cve.radiocsirt.org</link>
    <description>Contains only the most 10 recent entries.</description>
    <docs>http://www.rssboard.org/rss-specification</docs>
    <generator>python-feedgen</generator>
    <language>en</language>
    <lastBuildDate>Sun, 04 Oct 2026 00:30:05 +0000</lastBuildDate>
    <item>
      <title>EUVD-2026-264126</title>
      <link>https://cve.radiocsirt.org/vuln/euvd-2026-264126</link>
      <description>EUVD-2026-264126</description>
      <guid isPermaLink="false">https://cve.radiocsirt.org/vuln/euvd-2026-264126</guid>
    </item>
    <item>
      <title>fkie_cve-2025-54515</title>
      <link>https://cve.radiocsirt.org/vuln/fkie_cve-2025-54515</link>
      <description>&lt;p&gt;The Secure Flag passed to Versal™ Adaptive SoC’s Trusted Firmware for Cortex®-A processors (TF-A) for Arm’s Power State Coordination Interface (PSCI) commands were incorrectly set to secure instead of using the processor’s actual security state. This would allow the PSCI requests to appear they were from processors in the secure state instead of the non-secure state.&lt;/p&gt;</description>
      <content:encoded>&lt;p&gt;The Secure Flag passed to Versal™ Adaptive SoC’s Trusted Firmware for Cortex®-A processors (TF-A) for Arm’s Power State Coordination Interface (PSCI) commands were incorrectly set to secure instead of using the processor’s actual security state. This would allow the PSCI requests to appear they were from processors in the secure state instead of the non-secure state.&lt;/p&gt;</content:encoded>
      <guid isPermaLink="false">https://cve.radiocsirt.org/vuln/fkie_cve-2025-54515</guid>
    </item>
    <item>
      <title>GHSA-hh36-fjhw-7fj3</title>
      <link>https://cve.radiocsirt.org/vuln/ghsa-hh36-fjhw-7fj3</link>
      <description>&lt;p&gt;The Secure Flag passed to Versal™ Adaptive SoC’s Arm® Trusted Firmware for Cortex®-A processors (TF-A) for Arm’s Power State Coordination Interface (PSCI) commands were incorrectly set to secure instead of using the processor’s actual security state. This would allow the PSCI requests to appear they were from processors in the secure state instead of the non-secure state.&lt;/p&gt;</description>
      <content:encoded>&lt;p&gt;The Secure Flag passed to Versal™ Adaptive SoC’s Arm® Trusted Firmware for Cortex®-A processors (TF-A) for Arm’s Power State Coordination Interface (PSCI) commands were incorrectly set to secure instead of using the processor’s actual security state. This would allow the PSCI requests to appear they were from processors in the secure state instead of the non-secure state.&lt;/p&gt;</content:encoded>
      <guid isPermaLink="false">https://cve.radiocsirt.org/vuln/ghsa-hh36-fjhw-7fj3</guid>
    </item>
    <item>
      <title>WID-SEC-W-2025-2569 — AMD EPYC-Prozessoren und Arm Trusted Firmware: Mehrere Schwachstellen</title>
      <link>https://cve.radiocsirt.org/vuln/wid-sec-w-2025-2569</link>
      <description>&lt;p&gt;Ein lokaler Angreifer kann mehrere Schwachstellen in AMD Prozessor ausnutzen, um Dateien zu manipulieren, Sicherheitsmaßnahmen zu umgehen und einen Denial-of-Service-Zustand zu verursachen.&lt;/p&gt;</description>
      <content:encoded>&lt;p&gt;Ein lokaler Angreifer kann mehrere Schwachstellen in AMD Prozessor ausnutzen, um Dateien zu manipulieren, Sicherheitsmaßnahmen zu umgehen und einen Denial-of-Service-Zustand zu verursachen.&lt;/p&gt;</content:encoded>
      <guid isPermaLink="false">https://cve.radiocsirt.org/vuln/wid-sec-w-2025-2569</guid>
    </item>
  </channel>
</rss>
