<?xml version='1.0' encoding='UTF-8'?>
<?xml-stylesheet href="/static/style.xsl" type="text/xsl"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://cve.radiocsirt.org/rss/recent/all/10</id>
  <title>Most recent entries from all</title>
  <updated>2026-10-07T09:17:36.975089+00:00</updated>
  <author>
    <name>Vulnerability-Lookup</name>
    <email>csirt@opendfir.org</email>
  </author>
  <link href="https://cve.radiocsirt.org" rel="alternate"/>
  <generator uri="https://lkiesow.github.io/python-feedgen" version="1.0.0">python-feedgen</generator>
  <subtitle>Contains only the most 10 recent entries.</subtitle>
  <entry>
    <id>https://cve.radiocsirt.org/vuln/cve-2025-54515</id>
    <title>CVE-2025-54515</title>
    <updated>2026-10-07T09:17:36.993963+00:00</updated>
    <content type="xhtml">
      <div xmlns="http://www.w3.org/1999/xhtml"><p><strong>Affected:</strong> AMD Versal™ Adaptive SoC Devices, AMD Versal™  RF Series, AMD Versal™  AI Edge Series, AMD Versal™  Prime Series, AMD Versal™  Premium Series, AMD Versal™  AI Core Series, AMD Versal™  HBM Series, AMD Alveo™ V80 Compute Accelerator</p>
<p>The Secure Flag passed to Versal™ Adaptive SoC’s Trusted Firmware for Cortex®-A processors (TF-A) for Arm’s Power State Coordination Interface (PSCI) commands were incorrectly set to secure instead of using the processor’s actual security state. This would allow the PSCI requests to appear they were from processors in the secure state instead of the non-secure state.</p></div>
    </content>
    <link href="https://cve.radiocsirt.org/vuln/cve-2025-54515"/>
  </entry>
</feed>
